AXI4 Streaming Interface

Hi Folks,
I’m looking for some VHDL or Verilog/SystemVerilog code to implement a simple Crossbar Switch for an AXI4 Streaming Interface. Anyone know if that’s available on GitHub??

Thanks,
Len